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Abstract. Power dissipation besides chip area is still one
main optimization issue in high performance CMOS design.
Regarding high throughput building blocks for digital sig-
nal processing architectures which are optimized down to the
physical level a complementary two-phase clocking scheme
(CTPC) is often advantageous concerning ATE-efﬁciency.
The clock system dissipates a signiﬁcant part of overall
power up to more than 50% in some applications.
One efﬁcient power saving strategy for CTPC signal gen-
eration is the charge balancing technique. To achieve high
efﬁciency with this approach a careful optimization of tim-
ing relations within the control is inevitable.
However, as in modern CMOS processes device variations
increase, timing relations between sensitive control signals
can be affected seriously. In order to compensate for the in-
ﬂuence of global and local variations in this work, an adap-
tive control system for charge balancing in a CTPC gener-
ator is presented. An adjustment for the degree of charge
recycling is performed in each clock cycle. In the case of in-
sufﬁcient recycling the delay elements which deﬁne duration
and timing position of the recycling pulse are corrected by
switchable timing units.
In a benchmark with the conventional clock generation
system, a power reduction gain of up to 24.7% could be
achieved. This means saving in power of more than 12%
for a complete number-crunching building block.
1 Introduction
Designing high performance building blocks for digital sig-
nal processing systems is facing increased challenges in
modern CMOS generations especially concerning leakage
and process parameter variation (Pang et al., 2009; Das et
al., 2009; Nassif et al., 2007; Jaffari and Anis, 2006). These
challenges of ultra deep submicron technologies have a great
impact on well established design strategies. Nevertheless
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the demand of efﬁcient implementations concerning area,
throughput and power dissipation has to be satisﬁed.
For highly pipelined architectures in many cases a com-
plementary two-phase clocking scheme (CTPC) is the most
efﬁcient choice for realizing the synchronization. In such
building blocks power dissipation of the logic can often be
reduced to 60%, in some applications even down to 50% of
overall power (see Fig. 1, left diagram) This makes the clock
system to be the main energy consumer.
In order to reduce clock power an approach for signal gen-
eration which performs charge balancing between comple-
mentary phases is very promising (Noll and de Man, 1992;
Kyriakis-Bitzaros and Nikolaidis, 1997). With this strategy
the power efﬁciency in the clock system can be be enhanced
by one third (Fig. 1, right diagram). For a proper function-
ality of the charge balancing technique, the control signals
for buffers and balancing transistors have to be in well ad-
justed timing relations to each other. Even small shifts be-
tween the signals can reduce the amount of recycled charge
signiﬁcantly or cause shorts towards the power supply. As in
modern CMOS technologies process variations increase and
will in future generations increase even more, power saving
clock signal generation will become more complicated.
To overcome the difﬁculty of timing shifts between sensi-
tive control signals caused by variability we propose in this
work an adaptive approach. In a ﬁrst step, the quality of the
charge balancing event is evaluated. If it is not working well
timing relations between the control signals are corrected by
inserting or skipping little delays resulting in an optimized
adjustment of the signals and thus in optimum recycling per-
formance.
In Sect. 2 of this paper the principle of charge balanc-
ing is explained. Section 3 describes two main imperfec-
tions which can occur within the balancing process. Then
in Sect. 4 a new gate for equilibrium detection is presented.
Section 5 gives an overview of the complete clock generator
implementaion. Finally, in Sect. 6 a benchmarking is made
towards two conventional clock systems without parameter
adaption.
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Abstract. Power dissipation besides chip area is still one
main optimization issue in high performance CMOS design.
Regarding high throughput building blocks for digital sig-
nal processing architectures which are optimized down to the
physical level a complementary two-phase clocking scheme
(CTPC) is often advantageous concerning ATE-efﬁciency.
The clock system dissipates a signiﬁcant part of overall
power up to more than 50% in some applications.
One efﬁcient power saving strategy for CTPC signal gener-
ation is the charge balancing technique. To achieve high ef-
ﬁciency with this approach a careful optimization of timing
relations within the control is inevitable.
However, as in modern CMOS processes device variations
increase, timing relations between sensitive control signals
can be affected seriously. In order to compensate for the in-
ﬂuence of global and local variations in this work, an adap-
tive control system for charge balancing in a CTPC gener-
ator is presented. An adjustment for the degree of charge
recycling is performed in each clock cycle. In the case of in-
sufﬁcient recycling the delay elements which deﬁne duration
and timing position of the recycling pulse are corrected by
switchable timing units.
In a benchmark with the conventional clock generation sys-
tem, a power reduction gain of up to 24.7% could be
achieved. This means saving in power of more than 12%
for a complete number-crunching building block.
1 Introduction
Designing high performance building blocks for digital
signal processing systems is facing increased challenges in
modern CMOS generations especially concerning leakage
and process parameter variation (L. -T. Pang, K. Qian,
C. J. Spanos, B. Nikolic, 2009) (B. P. Das, B. Amrutur,
H. S. Jamadagni, N. V. Arvind, V. Visvanathan, 2009)
(S. Nassif, K. Bernstein, D. J. Frank, A. Gattiker, W. Haen-
sch, B. L. Ji, E. Nowak, D. Pearson and N. J. Rohrer,
2007) (J. Jaffari, M. Anis, 2006). These challenges of ultra
deep submicron technologies have a great impact on well
established design strategies. Nevertheless the demand of
efﬁcient implementations concerning area, throughput and
power dissipation has to be satisﬁed.
For highly pipelined architectures in many cases a comple-
mentary two-phase clocking scheme (CTPC) is the most
efﬁcient choice for realizing the synchronization. In such
building blocks power dissipation of the logic can often be
reduced to 60%, in some applications even down to 50% of
overall power (see Figure 1, left diagram) This makes the
clock system to be the main energy consumer.
Fig. 1. Power breakdown of FIR-ﬁlter with/-out charge balancing
In order to reduce clock power an approach for signal
generation which performs charge balancing between
complementary phases is very promising (T. G. Noll and
E. de Man, 1992) (E. D. Kyriakis-Bitzaros and S. Nikolaidis,
1997). With this strategy the power efﬁciency in the clock
system can be be enhanced by one third (Figure 1, right
diagram). For a proper functionality of the charge balancing
technique, the control signals for buffers and balancing
transistors have to be in well adjusted timing relations
Fig. 1. Power breakdown of FIR-ﬁlter with/-out charge balancing.
2 Inter-phase charge balancing: basic principle
The mechanism of charge balancing between two comple-
mentary phases of one clock signal has been introduced in
Noll and de Man (1992). Figure 2 shows the basic circuit in-
cluding two capacitors which represent the capacitive loads
of both complementary signals 8 and 8. The parasitic el-
ements include capacitances of global and local wiring and
the clock inputs of all pipeline elements.
Shorting both phases at the moment of attended switching
will equalize the charges on both parasitic capacitors. The
voltage equilibrium can thus be reached without taking any
current from the supply nodes in a best case. If the hardware
overhead for the charge balancing circuits is neglected about
50% of power saving within the clock network is possible.
InFig.3bothcomplementaryphases8and8ofoneclock
signal within a CTPC system and the according control sig-
nals are illustrated. The balancing mechanism works as fol-
lows: to initiate a clock signal transition at ﬁrst, both tri-state
buffers have to be closed making the clock trees ﬂoating for
a short amount of time toff (see Fig. 3, control signals ps and
ns ).
After that, the charge balancing transistor is opened with a
balancing pulse of length tcb (see Fig. 3, control signal cb s)
until the equilibrium is almost reached.
Finally, with a little, well adjusted overlapping time tovlp
(see Fig. 3, control signals ns and ps) two of the four tri-
state transistors get an impulse to conduct for the rest of the
half-cycle. This event will complete the transition.
The optimal choice of tovlp results in a fast clock signal
transition without any short-circuit currents. During this time
the charge balancing transistor begins to close while the tri-
state buffers already start conducting increasing the risk of
a VDD-to-GND short. In modern CMOS technologies this
overlap time has to be reduced or eliminated in order to get
good robustness against process variations.
3 Two kinds of signal degradations and the reasons
In the case of well adjusted charge balancing the cb s pulse
in Fig. 3 is as long as necessary to recycle about half of the
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to each other. Even small shifts between the signals can
reduce the amount of recycled charge signiﬁcantly or cause
shorts towards the power supply. As in modern CMOS
technologies process variations increase and will in future
generations increase even more, power saving clock signal
generation will become more complicated.
To overcome the difﬁculty of timing shifts between sensitive
control signals caused by variability we propose in this
work an adaptive approach. In a ﬁrst step, the quality of the
charge balancing event is evaluated. If it is not working well
timing relations between the control signals are corrected by
inserting or skipping little delays resulting in an optimized
adjustment of the signals and thus in optimum recycling
performance.
In section 2 of this paper the principle of charge balancing
is explained. Section 3 describes two main imperfections
which can occur within the balancing process. Then in
section 4 a new gate for equilibrium detection is presented.
Section 5 gives an overview of the complete clock generator
implementaion. Finally, in section 6 a benchmarking is made
towards two conventional clock systems without parameter
adaption.
2 Inter-Phase Charge Balancing: Basic Principle
The mechanism of charge balancing between two comple-
mentary phases of one clock signal has been introduced
in (T. G. Noll and E. de Man, 1992). Figure 2 shows the
basic circuit including two capacitors which represent the
capacitive loads of both complementary signals Φ and Φ.
The parasitic elements include capacitances of global and
local wiring and the clock inputs of all pipeline elements.
Shorting both phases at the moment of attended switching
will equalize the charges on both parasitic capacitors. The
voltage equilibrium can thus be reached without taking any
current from the supply nodes in a best case. If the hardware
overhead for the charge balancing circuits is neglected about
50% of power saving within the clock network is possible.
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Fig. 2. Charge balancing circuit for complementary clock phases
In Figure 3 both complementary phases Φ and Φ of
one clock signal within a CTPC system and the according
control signals are illustrated. The balancing mechanism
works as follows: to initiate a clock signal transition at ﬁrst,
both tri-state buffers have to be closed making the clock
trees ﬂoating for a short amount of time toﬀ (see Figure 3,
control signals ps and ns ).
After that, the charge balancing transistor is opened with a
balancing pulse of length tcb (see Figure 3, control signal
cb s) until the equilibrium is almost reached.
Finally, with a little, well adjusted overlapping time tovlp
(see Figure 3, control signals ns and ps ) two of the four
tri-state transistors get an impulse to conduct for the rest of
the half-cycle. This event will complete the transition.
tcb t
ps
cb_s
ns
ovlp
toff
t
clk, closed
time
F
F
clk T f
1 =
clk
Fig. 3. Timing of control pulses and resulting clock signal phases
The optimal choice of tovlp results in a fast clock signal
transition without any short-circuit currents. During this
time the charge balancing transistor begins to close while the
tri-state buffers already start conducting increasing the risk
of a VDD-to-GND short. In modern CMOS technologies
this overlap time has to be reduced or eliminated in order to
get good robustness against process variations.
3 Two Kinds of Signal Degradations and the Reasons
In the case of well adjusted charge balancing the cb s pulse
in Figure 3 is as long as necessary to recycle about half of
the charge which is stored in the clock capacitances. This
leads to the best power-delay efﬁciency, because the clock
transition time is as short as possible at the maximum recy-
cled charge.
When the balancing time is shortened, for example due to a
slower path for the event that activates the balancing transis-
tor, the full power saving potential cannot be exploited. A
clock signal waveform as illustrated in Figure 4 will be the
result. In this case the power gain towards a conventional
clock system decreases. But the timing constraints for the
clock transitions are fulﬁlled and the functionality of the log-
ical paths in the building block is guaranteed.
An opposite situation will occur when the balancing im-
pulse gets too long due to signal run time degradations re-
Fig. 2. Charge balancing circuit for complementary clock phases.
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to each other. Even small shifts between the signals can
reduce the amount of recycled charge signiﬁcantly or cause
shorts towards the power supply. As in modern CMOS
technologies process variations increase and will in future
generations increase even more, power saving clock signal
generation will become more complicated.
To overcome the difﬁculty of timing shifts between sensitive
control signals caused by variability we propose in this
work an adaptive approach. In a ﬁrst step, the quality of the
charge balancing event is evaluated. If it is not working well
timing relations between the control signals are corrected by
inserting or skipping little delays resulting in an optimized
adjustment of the signals and thus in optimum recycling
performance.
In section 2 of this paper the principle of charge balancing
is explained. Section 3 describes two main imperfections
which can occur within the balancing process. Then in
section 4 a new gate for equilibrium detection is presented.
Section 5 gives an overview of the complete clock generator
implementaion. Finally, in section 6 a benchmarking is made
towards two conventional clock systems without parameter
adaption.
2 Inter-Phase Charge Balancing: Basic Principle
The mechanism of charge balancing between two comple-
mentary phases of one clock signal has been introduced
in (T. G. Noll and E. de Man, 1992). Figure 2 shows the
basic circuit including two capacitors which represent the
capacitive loads of both complementary signals Φ and Φ.
The parasitic elements include capacitances of global and
local wiring and the clock inputs of all pipeline elements.
Shorting both phases at the moment of attended switching
will equalize the charges on both parasitic capacitors. The
voltage equilibrium can thus be reached without taking any
current from the supply nodes in a best case. If the hardware
overhead for the charge balancing circuits is neglected about
50% of power saving within the clock network is possible.
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works as follows: to initiate a clock signal transition at ﬁrst,
both tri-state buffers have to be closed making the clock
trees ﬂoating for a short amount of time toﬀ (see Figure 3,
control signals ps and ns ).
After that, the charge balancing transistor is opened with a
balancing pulse of length tcb (see Figure 3, control signal
cb s) until the equilibrium is almost reached.
Finally, with a little, well adjusted overlapping time tovlp
(see Figure 3, control signals ns and ps ) two of the four
tri-state transistors get an impulse to conduct for the rest of
the half-cycle. This event will complete the transition.
tcb t
ps
cb_s
ns
ovlp
toff
t
clk, closed
time
F
F
clk T f
1 =
clk
Fig. 3. Timing of control pulses and resulting clock signal phases
The optimal choice of tovlp results in a fast clock signal
transition without any short-circuit currents. During this
time the charge balancing transistor begins to close while the
tri-state buffers already start conducting increasing the risk
of a VDD-to-GND short. In modern CMOS technologies
this overlap time has to be reduced or eliminated in order to
get good robustness against process variations.
3 Two Kinds of Signal Degradations and the Reasons
In the case of well adjusted charge balancing the cb s pulse
in Figure 3 is as long as necessary to recycle about half of
the charge which is stored in the clock capacitances. This
leads to the best power-delay efﬁciency, because the clock
transition time is as short as possible at the maximum recy-
cled charge.
When the balancing time is shortened, for example due to a
slower path for the event that activates the balancing transis-
tor, the full power saving potential cannot be exploited. A
clock signal waveform as illustrated in Figure 4 will be the
result. In this case the power gain towards a conventional
clock system decreases. But the timing constraints for the
clock transitions are fulﬁlled and the functionality of the log-
ical paths in the building block is guaranteed.
An opposite situation will occur when the balancing im-
pulse gets too long due to signal run time degradations re-
Fig. 3. Timing of control pulses and resulting clock signal phases.
charge which is stored in the clock capacitances. This leads
to the best power-delay efﬁciency, because the clock tran-
sition time is as short as possible at the maximum recycled
charge.
When the balancing time is shortened, for example due to
a slower path for the event that activates the balancing tran-
sistor, the full power saving potential cannot be exploited.
A clock signal waveform as illustrated in Fig. 4 will be the
result. In this case the power gain towards a conventional
clock system decreases. But the timing constraints for the
clock transitions are fulﬁlled and the functionality of the log-
ical paths in the building block is guaranteed.
An opposite situation will occur when the balancing im-
pulse gets too long due to signal run time degradations re-
verse to the case explained above. The resulting waveforms
are shown in Fig. 5. In this case the power gain is marginally
increased. However, the functionality of the system cannot
be guaranteed any longer, because clock transitions get very
long which may cause timing violations for critical paths in
the logic.
Timing shifts in the control signal paths are mainly caused
by different propagation delay variations in the involved
logic gates. The main sources of varying delays are on-
chip variation (OCV) of transistors, temperature drift, sup-
ply noise and process corner variations. If e.g. the system
is optimized for the slow-corner, the balancing impulses in
the fast-corner may degrade and in disadvantageous cases
become too short to get the full voltage swing.
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Fig. 4. Charge balancing time is too short
verse to the case explained above. The resulting wave-
forms are shown in Figure 5. In this case the power gain
is marginally increased. However, the functionality of the
system cannot be guaranteed any longer, because clock tran-
sitions get very long which may cause timing violations for
critical paths in the logic.
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Fig. 5. Charge balancing time is too long
Timing shifts in the control signal paths are mainly caused
by different propagation delay variations in the involved
logic gates. The main sources of varying delays are on-chip
variation (OCV) of transistors, temperature drift, supply
noise and process corner variations. If e.g. the system is
optimized for the slow-corner, the balancing impulses in
the fast-corner may degrade and in disadvantageous cases
become too short to get the full voltage swing.
4 Adapting the Charge Balancing Time
To overcome the above described drawbacks we propose
in this work a clock generator which is able to adapt the
process of charge balancing individually for every produced
chip over the relevant temperature range and in a wide
interval of supply voltages. For the adaption functionality it
is inevitable to fulﬁll some kind of measurement towards the
recycling event.
As quantiﬁcation of the recycled charge is complicated to
realize we developed a circuit which allows an observation
of the charge balancing process.
4.1 Equilibrium Detection Gate
With a simple binary information, if a voltage level near the
equilibrium has been reached before the tri-state buffers are
activated, an adaption decision can be made.
Figure 6 shows the new gate which is able to make a full-
swing transition while both inputs, which are the comple-
mentary clock phases Φ and Φ, reach only a level of half the
supply voltage - the equilibrium.
Fig. 6. Equilibrium detection gate
Suppose a rising transition of clock signal Φ. At the
beginning input Φ=1 and input Φ=0. From this it follows
that both n-transistors on the left side conduct, because
their gates are connected to Φ. Both left outputs are on
logical ”0”. Accordingly the outputs on the right side are
both on logical ”1”.
When Φ is falling until UΦ - UΦ ≈ Vth all four transistors in
the middle of the gate, the devices which have no connection
to VDD or GND get closed. When Φ is reaching a voltage
level of UΦ =VDD-Vth the upper left p-transistor begins to
conduct pulling the green equilibrium detection signal ed(Φ)
to VDD. Analoguous the other green output edn(Φ) on
the lower right position of the gate is pulled down to GND.
These synchronous switching events mark the detection
point for the equilibrium.
Later on, when UΦ - UΦ ≈ -Vth the blue output signals
ed(Φ) and edn(Φ) begin to switch. These events are not
relevant for the detection of a rising edge of Φ as explained
above. ed(Φ) and edn(Φ) can in the following half-cycle
detect the equilibrium of a rising edge of Φ.
Fig. 4. Charge balancing time is too short.
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optimized for the slow-corner, the balancing impulses in
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become too short to get the full voltage swing.
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Suppose a rising transition of clock signal Φ. At the
beginning input Φ=1 and input Φ=0. From this it follows
that both n-transistors on the left side conduct, because
their gates are connected to Φ. Both left outputs are on
logical ”0”. Accordingly the outputs on the right side are
both on logical ”1”.
When Φ is falling until UΦ - UΦ ≈ Vth all four transistors in
the middle of the gate, the devices which have no connection
to VDD or GND get closed. When Φ is reaching a voltage
level of UΦ =VDD-Vth the upper left p-transistor begins to
conduct pulling the green equilibrium detection signal ed(Φ)
to VDD. Analoguous the other green output edn(Φ) on
the lower right position of the gate is pulled down to GND.
These synchronous switching events mark the detection
point for the equilibrium.
Later on, when UΦ - UΦ ≈ -Vth the blue output signals
ed(Φ) and edn(Φ) begin to switch. These events are not
relevant for the detection of a rising edge of Φ as explained
above. ed(Φ) and edn(Φ) can in the following half-cycle
detect the equilibrium of a rising edge of Φ.
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4 Adapting the charge balancing time
To overcome the above described drawbacks we propose in
this work a clock generator which is able to adapt the pro-
cessofchargebalancingindividuallyforeveryproducedchip
over the relevant temperature range and in a wide interval of
supplyvoltages. Fortheadaptionfunctionalityitisinevitable
to fulﬁll some kind of measurement towards the recycling
event.
As quantiﬁcation of the recycled charge is complicated to
realize we developed a circuit which allows an observation
of the charge balancing process.
4.1 Equilibrium detection gate
With a simple binary information, if a voltage level near the
equilibrium has been reached before the tri-state buffers are
activated, an adaption decision can be made.
Figure 6 shows the new gate which is able to make a full-
swing transition while both inputs, which are the comple-
mentary clock phases 8 and 8, reach only a level of half the
supply voltage – the equilibrium.
Suppose a rising transition of clock signal 8. At the
beginning input 8 = 1 and input 8 = 0. From this it fol-
lows that both n-transistors on the left side conduct, because
their gates are connected to 8. Both left outputs are on
logical “0”. Accordingly the outputs on the right side are
both on logical “1”.
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Suppose a rising transition of clock signal Φ. At the
beginning input Φ=1 and input Φ=0. From this it follows
that both n-transistors on the left side conduct, because
their gates are connected to Φ. Both left outputs are on
logical ”0”. Accordingly the outputs on the right side are
both on logical ”1”.
When Φ is falling until UΦ - UΦ ≈ Vth all four transistors in
the middle of the gate, the devices which have no connection
to VDD or GND get closed. When Φ is reaching a voltage
level of UΦ =VDD-Vth the upper left p-transistor begins to
conduct pulling the green equilibrium detection signal ed(Φ)
to VDD. Analoguous the other green output edn(Φ) on
the lower right position of the gate is pulled down to GND.
These synchronous switching events mark the detection
point for the equilibrium.
Later on, when UΦ - UΦ ≈ -Vth the blue output signals
ed(Φ) and edn(Φ) begin to switch. These events are not
relevant for the detection of a rising edge of Φ as explained
above. ed(Φ) and edn(Φ) can in the following half-cycle
detect the equilibrium of a rising edge of Φ.
Fig. 6. Equilibrium detection gate.
When 8 is falling until U8−U8 ≈Vth all four transistors
in the middle of the gate, the devices which have no connec-
tion to VDD or GND get closed. When 8 is reaching a volt-
age level of U8 =VDD−Vth the upper left p-transistor be-
ginstoconductpullingthegreenequilibriumdetectionsignal
ed(8) to VDD. Analoguous the other green output edn(8)
onthelowerrightpositionofthegateispulleddowntoGND.
Thesesynchronousswitchingeventsmarkthedetectionpoint
for the equilibrium.
Later on, when U8−U8 ≈−Vth the blue output signals
ed(8) and edn(8) begin to switch. These events are not
relevant for the detection of a rising edge of 8 as explained
above. ed(8) and edn(8) can in the following half-cycle
detect the equilibrium of a rising edge of 8.
4.2 Timing relation for the equilibrium detection
A detection of the equilibrium is not enough to make a deci-
sion if the balancing process is well adjusted or not. To get
an information about the quality of the charge recycling it is
important at what time the equilibrium is reached.
For this purpose a capture ﬂip-ﬂop is required which has
to be clocked by the control signal of the according tri-state
buffer. When the tri-state buffer is activated the balancing
event ends and from then on charge is taken from the power
supply. At this moment the voltage equilibrium should be
reached if the balancing process is properly adjusted.
Therefore the capture ﬂip-ﬂop is closed by the tri-state ac-
tivation signal (see Fig. 7). If the equilibrium detection signal
comes too late it cannot enter into the capture ﬂip-ﬂop. The
output of the ﬂip-ﬂop remains on logical “0” and gives the
message: “balancing time is too short”.
In this case the balancing impulse will be made a little
longer by inserting more delay elements 1t into the timing
path for the charge balancing impulse and for the tri-state
enable signal.
A too long balancing time is difﬁcult to detect, so every 16
cycles the balancing impulse is shortened by one step. If this
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In this case the balancing impulse will be made a little
longer by inserting more delay elements ∆t into the timing
path for the charge balancing impulse and for the tri-state
enable signal.
A too long balancing time is difﬁcult to detect, so every
16 cycles the balancing impulse is shortened by one step.
If this shortening was not necessary it is corrected in the
following cycle by the adaption mechanism explained above.
5 VLSI Implementation of the Clock Generator with
Parameter Adaption
With the above described logic path the clock generator
with parameter adaption has been implemented. For the
realization in a 40-nm CMOS technology there are some
further details to regard.
In order to obtain an efﬁcient implementation a trade-off
between hardware complexity and timing shift granularity
has to be found. Therefore, we decided not to add the same
delay increment ∆t with every step of the delay multiplexer.
For a small balancing time the increment towards the
next longer one is chosen small, while the increment is
gradually increased with longer balancing times. With
this non-equidistant delay steps an overall number of four
different delays is sufﬁcient (see Figure 7).
For a robust functionality of the system steep transitions
of the equilibrium detection signals are important. On the
one hand, this can be enhanced by high threshold voltage
devices for the four middle transistors in Figure 6 which
are not connected to VDD or GND. The higher their
threshold voltage is the earlier they are switched off when
a clock transition occurs and the outputs of the detection
gate are earlier prepared for switching. On the other hand,
the four transistors connected to VDD or GND are low
threshold voltage devices for fast switching in the moment
the equilibrium is reached.
Figure 8 shows the layout of the 40-nm CMOS imple-
mentation of the clock generator. The adaption circuitry,
positioned in the middle, accounts for about 30% of the
complete area. As the clock generator usually consumes
much less than 5% of the chip area of a signal processing
building block, the overhead for the parameter adaption
feature is almost negligible.
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tri−state buffers
4−bit counter
Fig. 8. Layout of the clock generator in 40-nm CMOS
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ners at a total clock capacitance of 4×CΦ with CΦ=1pF.
One drawback of the system without parameter adaption
is, that the ﬁxed timing for the balancing pulses has to be
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In this section we will compare a conventional clock gen-
erator and one with charge balancing but without parameter
adaption to the proposed new clock generator with parameter
adaption for the charge balancing feature.
In Table 1 the power dissipation of both charge balancing
implementations is summarized for the classical process cor-
ners at a total clock capacitance of 4×CΦ with CΦ=1pF.
One drawback of the system without parameter adaption
is, that the ﬁxed timing for the balancing pulses has to be
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Table 1. Power dissipation @400MHz; 40◦C; 650mV.
Corner case ﬁxed adaptive . gain .
charge balancing charge balancing
Slow 558µW 584µW −4.5%
Typical 774µW 627µW 19%
Fast 948µW 714µW 24.7%
6 Benchmarking
In this section we will compare a conventional clock gen-
erator and one with charge balancing but without parameter
adaption to the proposed new clock generator with parameter
adaption for the charge balancing feature.
In Table 1 the power dissipation of both charge balancing
implementations is summarized for the classical process cor-
ners at a total clock capacitance of 4×C8 with C8 =1pF.
One drawback of the system without parameter adaption
is, that the ﬁxed timing for the balancing pulses has to be
a compromise over all corner cases. The adaptive system
switches into another delay multiplexer position for each of
the three corner cases. In the slow-corner, for which the fre-
quency constraint of the application has to be met, the con-
ventional system is optimized and has a small advantage over
the adaptive system. But in the typical- and fast-corner the
power efﬁciency of the adaptive system is by about 20% su-
perior.
In Fig. 9 the power dissipation of both clock systems is il-
lustrated over the relevant temperature interval for three dif-
ferent capacitive loads of a clock tree at slow/650mV.
The system with ﬁxed charge balancing, which is well ad-
justed for the timing worst case at a temperature of 0 ◦C,
gets out of the recycling optimum with rising temperature.
The adaptive system switches into a longer balancing time,
when the circuit becomes faster with increasing temperature,
which means a higher recycling gain.
Adv. Radio Sci., 9, 241–245, 2011 www.adv-radio-sci.net/9/241/2011/U. Schulze et al.: A clock generator with adaptive charge balancing 245
U. Schulze et al.: A Clock Generator with Adaptive Charge Balancing 5
Corner case ﬁxed adaptive . gain .
charge balancing charge balancing
Slow 558 µW 584 µW -4.5%
Typical 774 µW 627 µW 19%
Fast 948 µW 714 µW 24.7%
Table 1. Power dissipation @400MHz; 40
oC; 650mV
a compromise over all corner cases. The adaptive system
switches into another delay multiplexer position for each of
the three corner cases. In the slow-corner, for which the fre-
quency constraint of the application has to be met, the con-
ventional system is optimized and has a small advantage over
the adaptive system. But in the typical- and fast-corner the
power efﬁciency of the adaptive system is by about 20% su-
perior.
In Figure 9 the power dissipation of both clock systems is il-
lustrated over the relevant temperature interval for three dif-
ferent capacitive loads of a clock tree at slow/650mV.
Fig. 9. Power dissipation over the relevant temperature interval
The system with ﬁxed charge balancing, which is well ad-
justed for the timing worst case at a temperature of 0oC,
gets out of the recycling optimum with rising temperature.
The adaptive system switches into a longer balancing time,
when the circuit becomes faster with increasing temperature,
which means a higher recycling gain.
Finally, amonte-carlobenchmarkispresentedinTable1over
all three clock systems mentioned above. The clock system
with ﬁxed charge balancing suffers much from device varia-
tions. A worst scenario taken from monte-carlo simulations
reduces the gain towards the conventional clock system by
more than three-quarters. To some extent the adaption logic
is able to compensate these degradations. The resulting gain
of the adaptive approach is more than twice as high as with-
out parameter adaption.
Corner case no ﬁxed adaptive
. charge bal.. . charge bal.. . charge bal..
Slow 719 µW 558 µW 584 µW
gain - 23% 19%
Monte Carlo 746 µW 705 µW 659 µW
Global: slow
gain - 5% 11%
Table 2. Clock power: Slow-corner vs. Monte Carlo simulation
7 Conclusion
In a clock system with complementary phases the power
dissipation can be reduced by about 30% with the imple-
mentation of a charge balancing approach. One drawback
of this approch, the compromise which has to be made for
the balancing time over all process corners can be very
good compensated by an adaption logic. The adaptive clock
generator proposed in this work has an about 20% lower
power dissipation in the typical- and fast-corner towards
the same clock generator without adaption feature. This
means a total power reduction within a high performance
number-crunching unit of more than 10%.
Verifying the clock system with monte carlo-simulation
reveals, that a charge balancing approach suffers much from
process variation. The gain towards a conventional clock
system can be more than doubled by applying a parameter
adaption to the charge balancing mechanism.
For future research an alternative adaption logic may be
possible by using an equilibrium detection gate based on a
short circuit measurement.
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over all three clock systems mentioned above. The clock sys-
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